Skip to content
View Raghavan-04's full-sized avatar
🌴
🌴
6 followers · 8 following

Block or report Raghavan-04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Raghavan-04/README.md

Hi there, I'm Raghavan

Systems Engineer

ASIC Design Engineer | Computer Architecture | VLSI & Mixed-Signal Systems

Active Projects

Custom SoC

🔗 https://github.com/Raghavan-04/Custom_Audio_SOC

4-Lane Parallel SIMD Vector Core Processor

🔗 https://github.com/Raghavan-04/Hardware_Accelerator

CI Status

Featured EDA Tool

RTL Studio · Live Demo

Interactive Web-Based SystemVerilog Schematic Visualizer & EDA Workbench

  • Synthesizes IEEE 1364/1800 SystemVerilog into formal gate netlists via Yosys and FastAPI.
  • Implements semantic Level of Detail (LOD) zooming, transitioning from macro blocks to gate-level primitives.
  • Uses ELK (Eclipse Layout Kernel) for layered topological placement, greedy feedback cycle-breaking, and Manhattan channel routing.
  • Real-time silicon utilization telemetry HUD (Registers, MUXes, ALUs, Comparators).

GitRoll

🔗 https://gitroll.io/profile/ux6xlPz2j34NorYAdef641TEA9ru1

GitHub Stats & Activity

Stats SVG

Latchup Badge

Pinned Loading

  1. Custom_Audio_SOC Custom_Audio_SOC Public

    Synthesizable RV32IM Audio SoC featuring a centralized AMBA AXI4-Lite Router Matrix, AXI-to-APB Bridge, 1KB Data SRAM, and PWM engine. Timing-closed and physical layout verified via OpenLane (Sky130).

    Verilog 2

  2. Systolic-Tensor-Core Systolic-Tensor-Core Public

    Systolic-Tensor-Core, References the "Systolic Array" architecture used in TPUs.

    C++ 2

  3. Parallel_SIMD_Vector_Core Parallel_SIMD_Vector_Core Public

    Pipelined 4-Lane SIMD Vector Core Processor in SystemVerilog. Features an industrial hybrid INT8/INT32 datapath, elastic lane FIFOs, dynamic Valid/Ready handshaking, and an automated object-oriente…

    C++

  4. OpAmp_Design_180nm OpAmp_Design_180nm Public

    This project compares single-stage and two-stage Miller-compensated operational amplifiers designed in gpdk180 technology. Key focus areas include transistor sizing, DC gain optimization, CMRR anal…

    1

  5. Colorimetric-Analysis-of-Sweat-for-Sodium-monitoring Colorimetric-Analysis-of-Sweat-for-Sodium-monitoring Public

    A novel strip-based Colorimetric Sensing platform for detection and measurement of Sodium in Human Sweat

    HTML 2

  6. DeepLearning_based_ChannelEstimation_For-OFDM DeepLearning_based_ChannelEstimation_For-OFDM Public

    Software-based OFDM channel estimation framework that leverages a cascaded Initial Denoising Network (IDN) and a Transformer-based model to reconstruct high-fidelity Channel State Information (CSI).

    Jupyter Notebook 9 1